Learn About RISC-V From Linux Foundation on edX
Written by Sue Gee   
Friday, 01 September 2023

The Linux Foundation has a new free course on the edX platform for those who would like to learn about, and experiment with, RISC-V. A verified track, to earn a certificate of completion, is also available.

Open Source Software Development Professional Certificate on edX

Disclosure: When you make a purchase having followed a link to from this article, we may earn an affiliate commission.

Computer Architecture with an Industrial RISC-V Core [RVfpga] is a self-paced course that provides a practical introduction to using the open-standard RISC-V computer architecture based on a RISC-V system-on-chip (SoC) targeted to a field-programmable gate array (FPGA) and to different simulation tools.

The course provides hands-on experience with RISC-V computer architecture and teaches how to develop and compile C and RISC-V assembly code for the RVfpga SoC. Additionally, participants will learn how to configure the microarchitecture of the SweRV EH1 Core and test its different features using performance counters and industry-standard benchmarks. Finally, the course provides step-by-step instructions on how to execute programs on the Nexys A7 board or by using simulate programs such as: 

  • RVfpga-Whisper instruction set simulator (ISS)
  • Verilator-based RVfpga-ViDBo
  • RVfpga-Pipeline
  • RVfpga-Trace

According to Clyde Seepersad, General Manager of Training & Certification at the Linux Foundation:

“Learning how to use RISC-V to improve security, power consumption and performance of processors will enable people to help shape the future of computer architecture and ensure long-term career growth.”

The course is targeted at university computer science students and computer engineers and it is recommended that participants already have a fundamental understanding of:

  • Digital logic design
  • High-level programming (such as C programming)
  • Assembly programming
  • RISC-V instruction set architecture
  • Processor microarchitecture
  • Memory and input/output systems

It comprises ten chapters, each of which requires between 2 and 4 hours, which cover:

  • Installation and Initial Demonstrations
  • C Programming with the RVfpga SoC
  • RISC-V Assembly Programming with the RVfpga SoC
  • RISC-V Function Calls
  • Mixing C and Assembly Functions in a Program
  • Peripherals and Input/Output
  • I/O: 7-Segment Displays
  • I/O: Timers
  • Interrupts
  • RISC-V VeeR Core

There is a Final Exam for those on the Verified Track only.

Upon completion, learners should be able to use RISC-V to improve security, power consumption and performance of processors and help shape the future of computer architecture.

 RISC-V

Get Certified, Earn More

To be informed about new articles on I Programmer, sign up for our weekly newsletter, subscribe to the RSS feed and follow us on Twitter, Facebook or Linkedin.

 

Banner

.NET 9 Released
18/11/2024

.NET 9 has been released with a number of performance improvements and new features designed to help developers use AI.


+ Full Story
Rust 1.82 Improves Apple Support
24/10/2024

Following Rust's six-week release cycle, version 1.82 has been released with higher level support for Apple, and a new Info subcommand for Cargo.


+ Full Story
More News

espbook

 

Comments




or email your comment to: comments@i-programmer.info
Last Updated ( Friday, 01 September 2023 )